INTRODUCTION Evolvable hardware (EHW) [I]
is a techniquc to automatically design circuits using methods inspired by natural evolution, The configuration is carried out under the control of evolutionary algorithms (EA). Initially evolvable hardware was introduced to be applied to real-world applications, but due to its limitations in scalability [1][2][3], to date no real world applications have been developed for relatively large applications. A number of approaches have been introduced to overcome these problems. In terms of scalability, approaches such as function-levcl evolution [4], bi-directional incremental evolution (BIE) [SI and the divideand-conquer method have been introduced [6] . Function-level evolution has been proven to be successful in achieving the evolution of relatively complex task [4]. One of the main weaknesses of this approach is that it still requires human intervention to select the most appropriate hnctions for the relative problems. Regarding the divide and conquer method, so called increased incremental evulution [73 has becn introduced to reduce the search space which allows the complete evolution of logic circuits up to 10 inputs (5*5 bit multiplier) [8]; but a significant weakness is also present, that is the difficulties of thc definition of the fitness function for the initial stages of the evolution, which makes it less suitable for completely automatic systems. Furthermore this method gives an unconditional imposition to the system: the top-down design which does not allow the discovery of new designs. BIE evolution is a completely automatic system which does not require any knowledge from the designer which is not scalable to really large circuits due to the limitations of EHWoriented output and Shannon decompositions [5]. Although the last two methods have been proven to be successhl in the evolution of logic circuits, the scalability problem remains to be one of the main issues in the evolution of relatively large Tatiana Kalganova
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The proposed mcthod is based on the use of a decomposition method where thc numbcr of inputs in evolved logic circuits is reduced by the introduction of new output functions.
The paper is organised as following: the next section considers the basis of the system implemented in order to run the method proposed in this paper. Section 111 explains the proposed method and Section IV explores the behaviour of the proposed algorithm based on obtained experimental results. Section V concludes the work and provides the summary.
EXTRINSIC EHW
In this section an explanation of the system used to evolvc combinational logic circuits is given. The evolutionary algorithms used, together with the fitness functions, chromosome representations and genetic operators are also presented.
A. Evolutionary algorithms appiied to EHW
In Fig. 1 a general evolutionary process used'in evolvable hardware is shown. The chromosome can be generated via software 'or hardware, and then converted into models by using software programs such as Spice, VHDL, C-H, LISP etc., or into circuits by using reconfigurable hardware such as FPGA, FPTA, and PLA. After that, the implemented models or circuits are evaIuated via software or hardware, and the fittest individuals are selected in order to reproduce a new population for a new lifecycle. The EA process terminates when the desired logic circuit is evolved, or other requirements are met, such as the maximum number of generations, maximum time, maximum memory usage etc.
B. Evolutionmy aIgorithms
In the given extrinsic EHW approach the (l+h) rudimentary evolutionary strategy is used [9][10], where h represents the popdation size. Once the fitness fimction of each individual is calculated, the fittest individual is selected and duplicated for the population of the next generations and it is brought up to date by using a mutation operator. 
Chromosome encoding
The chromosome defincs the connection in the logic circuits bctween the inputs and the outputs. The chromosome encoding used takes into account the aspects of any combinational logic network: cell functionality and interconnectivity of the cells between the inputs and outputs of the circuit [9]. In our approach the logic circuit is presented as a rectangular array of logic gates. Each logic cell in this array is uncommitted and can be removed from the network if it is redundant. All the logic functions are chosen from the set of AND, OR, EXOR, NOT and MUX. The chromosome is represented by a 3 level structure: geometry, circuit and gate. 
D. Dynamic Fitness Function
The fitness function is responsible for measuring the evaluation of the process. In our experiment we took into considcration a dynamic fitness function, which has two main criteria: first functionulity, the fully functional circuit is evolving and second, only after the circuit is completely evolved, optimization which allows us to reduce the number of active gates and improve the quality of the evolved fully functional circuit. That way the dynamic fitness hnctionf;,, is calculated as follows:
Where the functionality of the evolved circuit is calculated as follows:
where m and n are the numbcr of outputs and inputs of the evolved logic function respectively; p is the number of ON and OFF sets in the Boolean function (if p=2", then the Boolean function is completely specified, else the function is incompletely specified); y, is the iIh digit of the output combination produced by evaluation of the circuit, di is the desired output for the fitness case fc. bi-dil is the absolute difference between the actual and the required outputs.
The fitness fimction for the optimization stage is calculated a5 :
( 3) Where IV, is the number of all the logic gates, Nplg is the number of the primitive logic gates and N , , I~ is the number of used logic gate. Fig. 3 shows the progress of the fitness function during the evolution of the functionality for the following function:
with 4 inputs and 3 outputs. Once the circuit is completely evolved (100% functionality is achieved), the optimization stage starts to improve the overall quality of the circuit: it can seen that the number of primitive active gates is reducing in each generation.
E. Genetic opercrtors
selection and elitism [ 1 11.
The genetic operators used are: gene mutation, tournament 111. PROPOSED METHOD In this section the proposed method, which speeds up the evolutionary process and optimizes the logic circuit is explained. The proposed method improves the stalling effect and scalability for evolving logic circuits.
A . Limitations of EHW evolution
In order to identify the limitations of the previous systems, a number of cxpenments have been carried out. The purpose of these experiments was to quantify how the performance of the evolutionary process is dependant on the complexity of the tasks used. The Iogic circuits were evolved using the extrinsic EHW approach with ( 1 -6 ) rudimentary evolutionary strategy described in detail in Section 11. The system set-up used for evolving the logic circuits is in Table I . The obtained results were cIassified according to thc number of inputs and outputs of the logic functions. In Fig. 4 the relationship between the dimension of the circuits and the required number of generations in order to evolve them is considered. In Fig. 5 the average of the redundancy Y for the evolved circuit is given. The redundancy has been calculated as:
where Nulg is the number of active gates required for the evoked circuit and NIK is the number of the total logic gates. The summarized experimental results presented in Fig. 4 show that the number of generations required in order to evolve a logic circuit is mainly dependent on the number of inputs. The system set-up together with the EHW algorithm used is able to evolve only the circuit for which the result is given on the Fig.   4 . The system Considered is not able to evolve more complex Iogic circuits. Based on the obtained results one may conclude that there is a need for the development of a method that would concentrate on the input decomposition for EHW systems. The experimental results prove that such a method will produce better scalability results than the methods focused on the output decomposition. This paper is devoted to proposing o m such method. Table 1 .
Therefore, a new system, which is capable of reducing the numbcr of required generations and at the same time improving the fitness functions and evolving larger logic circuit is considered.
B. The proposed method
Let us assume that the following system with n inputs and m outputs, see Fig. 6a , should be evolved using either the extrinsic EHW approach described in section I1 or using BIE. The functionality of this system can be described by the truth table given in Fig. 6b , where p=2" is the number of products (or so called number of input-output combinations). The system depicted in Fig. 6a can be decomposed into two subsystems as shown in Fig. 7a . The sub-system G with Y inputs and s outputs represcnts the evolvable part of the newly created system, where:
The sub-system H with (s+n-r) inputs and m outputs represents the fixed part of the circuit that is mainly generatcd using multiplexers. This part does not participate in the evolutionary process. The structure of this sub-circuit depends on the number of used inputs and outputs.
This sub-system G can be evolved using either the traditional EHW approach or any other scalable approach such as divide-and-conquer, bi-directional incremental evolution, etc. The complexity of the evolutionary process will depend on the type of method used. In the traditional EHW methods, the entire truth table is always used to evaluate the quality of evolved circuits.
Let us consider the process of generating the truth table for sub-system G . Let us assume that r shouId be always less than n (rcn), where r is the number of inputs in the G sub-system and n is the number of inputs in the initial system. The new truth Fig. Sa . Supposing that a sub-system G with only 2 inputs is to be generated. In order to do so, first we identify the subset of input variables used in sub-system G. Considering that {xox,,x~,x~) is the set of input variables for the initial system, then the sub-set {xo,xI) can be considered as a set of input variables for sub-system G. Note, that at the moment the set of input variables chosen to be inputs for subsystem G is carried out randomly. Some EHW-oriented algorithms should be developed to accommodate the optimal choice of input sub-set from all available input variables. Once the input sub-set for G is identified, the next step is to generate all the input combinations. The next step is to identify the input combination just generated in the initial truth table. For example, lct us generate the input-output combination for {XOJ,} = {O,O). In this case the truth table F is analyzed and the output of all the s / M input combinations that include {O,O) for {xo,x,} are considered as output for sub-circuit G. Once the outputs are generated for input combination {O,O), the input combination {O,I is considered. The generated truth table for sub-system G is given in Fig. 8b . 
Iv. EXPERIMENTAL RESULTS

Name
Rows
In this section, the results of the logic circuits evolved by using the proposed approach are shown. The aim of the experiments is to prove that the proposed method improves scalabilky for designing logic circuits in EHW in comparison with existing methods. A number of logic circuits taken from the MCNC benchmark [12] have been evolved. The obtained results have been compared with the performance of BIE tcchnique, because this technique allows one to evolve relatively largc logic circuits. The obtained results have not been compared with standard EHW approach due to its limitation in evolution of relativcly large logic circuits.
Several attempts to evolve the logic circuits using standard EHW approach have been made, but almost none of them were successfid for the logic circuits considered in this paper. In other words, no M y functional solutions have been achieved for the chosen MCNC benchmark functions during evolution using the standard EHW approach. The initial data uscd for the experiments arc given in Tables 2 and 3. The expcrimental results obtained for all evolved logic circuits demonstratcd that the number of generations required to evolve the circuit with the proposed method is decreased by up to 15.09%. The total time required is also reduced by up to 8%. Furthermore the total fitness functions are increased by up to 741%, which means that the evolved circuit with the proposed method accomplish bctter optimization. All the improvements are exposed in Table 4 , which shows number of inputs and outputs of the evolved circuit; the reduction (expressed in percentage) of the number of generations and the reduction of the time obtained with the proposed method compared with BIE. In the same table the improvement of the fitness function values is also given, Fig. 9-12 show the relationship between the fitness functions, the number of generations and the time spent for each expcriment. Let us call "redrrced-circzcif' a circuit which is obtained by applying the proposed method to the truth table of the original circuit. Each graph compares the evolution results between the original logic circuits taken from the MCNC benchmark and two diffcrent "redimid circids ". For all the evolved logic circuits, it can be noticed that a smaller amount of generations are required for evolving the "reduced circzcits" and at the same time better values of fitness function are achieved. The same results for the time spent for each experiment are found. For any of the given graphs it can be noticed that when the number of inputs is reduced the fitness hnction value for each experiment is increascd and the time and the number of generations is reduced. In Table 5 the average and the standard deviation of the evolved circuits arc given. For the circuit "t84 1 .pla", only the results of the proposed method are given, this is because the BIE approach is not able to evolve it. In this paper a new decomposition method for the evolution of logic circuits has been inb-oduced. The performance of the proposed algorithm has bccn tested based on the evolution of standard logic functions from the MCNC benchmark library. The performance of the algorithm has been compared with the pcrformance of bi-directional incremental evolution. The experimental results confirmed that the proposed approach requires significantly less time, fewer generations to evolve hl1y functional solutions and the evolved circuits reach higher values of fitness function. In other words the experimental results confirmed that the proposed method produces better optimization, even though the work done is concentrated only on the evolution of fully hnctional circuits rather than in the optimization of evolved circuit. Further work will be concentrated on the development of algorithms to identify the optimal set of inputs uscd in subsystem G . ACKNOWLEDGMENT E. Siomeo thanks A.M. Walsh for her help and support and the BIlS research group at Brunel.
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